Cypress Semiconductor /psoc63 /BLE /BLELL /LL_CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as LL_CONFIG

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RSSI_SEL)RSSI_SEL 0 (TX_RX_CTRL_SEL)TX_RX_CTRL_SEL 0 (TIFS_ENABLE)TIFS_ENABLE 0 (TIMER_LF_SLOT_ENABLE)TIMER_LF_SLOT_ENABLE 0 (RSSI_INTR_SEL)RSSI_INTR_SEL 0 (RSSI_EARLY_CNFG)RSSI_EARLY_CNFG 0 (TX_RX_PIN_DLY)TX_RX_PIN_DLY 0 (TX_PA_PWR_LVL_TYPE)TX_PA_PWR_LVL_TYPE 0 (RSSI_ENERGY_RD)RSSI_ENERGY_RD 0 (RSSI_EACH_PKT)RSSI_EACH_PKT 0 (FORCE_TRIG_RCB_UPDATE)FORCE_TRIG_RCB_UPDATE 0 (CHECK_DUP_CONN)CHECK_DUP_CONN 0 (MULTI_ENGINE_LPM)MULTI_ENGINE_LPM 0 (ADV_DIR_DEVICE_PRIV_EN)ADV_DIR_DEVICE_PRIV_EN

Description

Link Layer additional configuration

Fields

RSSI_SEL

Controls the RSSI reads. When this bit is 1, the bit RSSI_INTR_SEL is don’t care. 0 - RSSI read is initiated after the the packet is received 1 - RSSI read is completed before the packet is received. When RCB Interface is operating 4Mhz are lower this bit should be set to 1’b0.

TX_RX_CTRL_SEL

Controls the mode of issueing TX_EN & RX_EN to the Radio 1 - TX_EN and RX_EN are issued through direct pins 0 - TX_EN and RX_EN are issued through RCB writes

TIFS_ENABLE

Setting this bit enables the tx 1MHz pulse to match the received bpktctl from CYBLERD55. This will result is reduced TIFS variation

TIMER_LF_SLOT_ENABLE

Controls the wakeup timer configuration 1 - Wakeup time is compensated with the LF_OFFSET 0 - Wakeup time is not compensated with the LF_OFFSET as in legacy mode

RSSI_INTR_SEL

Controls the engine interrupt generation based on RSSI reads. This is valid only if RSSI_SEL is 0. 0 - Receive interrupts are triggerred after the RSSI read is complete 1 - Receive interrupts are triggerred after the last bit of CRC

RSSI_EARLY_CNFG

Controls the early RSSI reads. This is applicable only when RSSI_SEL is 1. 1 - RSSI read is initiated during the first CRC byte reception. 0 - RSSI read is initiated during the third CRC byte reception.

TX_RX_PIN_DLY

Controls the delay from DBUS_TX, DBUS_RX assertion to the assertion on the pins. This is applicable only when TX_RX_CTRL_SEL is set. 0 - The pin assertion is delayed by 4 cycles. 1 - The pin assertion is delayed by 8 cycles.

TX_PA_PWR_LVL_TYPE

Controls the TX power level format given to the CYBLERD55 chip. 0 - The power level given to CYBLERD55 is in 4 bit code format from ADV_CH_TX_POWER for advertising channel and DTM packets & from CONN_CH_TX_POWER for connection channel packets. The power level setting is decoded and given to the PA. 1 - The power level given to CYBLERD55 is in 18 bit power level setting format from {ADV_CH_TX_POWER_LVL_MS, ADV_CH_TX_POWER_LVL_LS} channel and DTM packets & from {CONN_CH_TX_POWER_LVL_MS, CONN_CH_TX_POWER_LVL_LS} for connection channel packets. This setting is directly given to the PA.

RSSI_ENERGY_RD

Controls the RSSI reads. 0 - Channel Energy read is not initiated if no packet is received during a receive cycle 1 - Channel Energy read is initiated at the end of the receive cycle if no packet is received

RSSI_EACH_PKT

Controls the RSSI reads. 0 - RSSI read is not initiated for zero length and aborted packets 1 - RSSI read is initiated for zero length and aborted packets

FORCE_TRIG_RCB_UPDATE

Controls the RCB update to radio on TX/RX enable. Applicable only when TX_RX_CTRL_SEL is 1’b1 0 - RCB update is triggerred only when the fields change on rising edge of TX/RX enable 1 - RCB update is force triggerred on rising edge of TX/RX enable If TX_RX_CTRL_SEL is 1’b1 and ENABLE_RADIO_BOD is 1’b1, this bit needs to be set to 1’b1

CHECK_DUP_CONN

Controls the duplicate connection checkin ADV and INIT 0 - Does not check if the peer is already connection before a new connection is created 1 - Checks if the peer is already connection before a new connection is created and aborts a duplicate connection creation

MULTI_ENGINE_LPM

Controls the LPM entry condition 0 - Legacy mode LPM entry check 1 - MMMS mode LPM entry check

ADV_DIR_DEVICE_PRIV_EN

Controls the ADV behavior while advertising ADV_DIR and only device privacy is set. When the ADV is transmitting INITA RPA, the bahavior when an Identity address in received from the Initiator in the CONN_REQ is given below 0 - Abort the CONN_REQ and continue with advertisement 1 - Check the address against PEER_SEC_ADDR_ADV and create connection on a match.

Links

() ()